Abstract. For the radio frequency integrated circuits (RFICs) electrostatic discharge (ESD) protection special applications, a novel low-capacitance and fast-response bidirectional silicon controlled rectifier (LFBSCR) is developed. The low capacitance is achieved by changing the series-parallel relationship of parasitic capacitances located in the electrostatic discharge path. Moreover, the fast-response-time (T on ) and the low triggering voltage (V t1 ) parameters are obtained due to gate-assistant triggering mechanism. The experimented results show excellences of the LFBSCR in ESD protection critical performance: low parasitic capacitance C ESD~1 00fF, fast effective response Ton~100ps, low triggering voltage V t1~4 .06V, and low leakage current I leak~0 .016nA. With aforementioned excellences, a high robustness, and a small ESD design windows, the proposed LFBSCR is very suitable for RFICs ESD protection applications.
Introduction
RFICs are the main emerging focus currently in semiconductor research field owing to strong demands of wireless communication and mobile Internet consumption. However, RFICs ESD protection design is extremely challenging because there is interactive influence between the protection device and the protected core circuit. For example, parasitic effects, e.g., capacitance, may significantly degrade the RFICs performance [1] [2] [3] . Moreover, due to constantly scaling of CMOS process there is a very small design window of ESD protection solutions, that is the pin operating voltage and gate oxide transient breakdown voltage typically serving as the lower and upper bounds of the window shown in figure1, respectively [4] . For RFICs application, the on-chip ESD protection cell must be optimized to achieve minimum parasitic parameter, fast response ability to ESD impact. Of course, low turn-on voltage, reasonable holding voltage and low leakage current are required. A low capacitance, about 94fF at zero bias, is obtained in [5] . However, the triggering voltage (V t1 ) of 8.1V is still high for many low voltage RFICs. In addition, a complete full-chip ESD protection scheme often requires multiple ESD protection structures for each pin to protect against ESD surges of different modes, i.e., positive and negative ESD pulses from I/O to VSS (PS & NS modes), positive and negative ESD transients from I/O to VDD (PD & ND models), as well as ESD surge from VDD to VSS (DS model). So there should require multiple ESD protection cell reported in [5] , and this will significantly increase parasitic parameter and consumption of silicon area, which are intolerable to advanced RFICs.
By a cross-coupling assistant triggering method, a CLTdSCR ESD protection network is characterized in [6] . Although it looks perfect with respect to the critical ESD parameters for RFICs applications, it still needs to be optimized in some respects. The gate of NMOS transistor used for assistant triggering is directly connected to the pin of anode, which is usually high-speed I/O pad of the RFICs, and this will probably lead to two problems. One is the relative larger leakage current due to the formed conduct channel between the source and the drain in the case of normal operation. Whereas the NMOS channel is depleted in the case of power-off, so there will be some differences in offered ESD protection levels between normal operation case and power-off case.
To meet more suitable RFICs ESD protection applications, in this paper, a novel low-capacitance and fast-response bidirectional silicon controlled rectifier (LFBSCR) with other advantages is developed on the basis of [5] and [6] .
Design and Operation
Figure2(a) and (b) shows cross-section and equivalent circuit for the proposed LFBSCR ESD protection device, respectively. Besides three parasitic bipolar transistors Q1, Q2 and Q3, four parasitic resistors R1, R2, R3, R4, and two NMOS (M1 & M2), a deep n-well (DNW), used for isolation, is required in LFBSCR structure. It is a typical five diffusion regions structure and has two terminals (Anode & Cathode). A symmetrical bidirectional SCR ESD operation device using the embedded grounded-gate M1 and M2 NMOS to reduce the triggering voltage (i.e.V t1 ) is then formed. A bidirectional SCR structure without M1 and M2 units connected between I/O and ground (GND) works as follows. For PS-and NS-modes stress, pad is connected to the anode, and VSS is connected to the cathode. The path for PS-mode is through the SCR formed by Q1, Q2, R1 and R3 while the path for NS-mode is through the SCR formed by Q2, Q3, R2 and R4. When the ICs suffered an ESD stress, the M1 and M2 in the LFBSCR will be punch-through breakdown to realize very low V t1 of ESD protection operation. Hence, the presence of the NMOS transistor assistant triggering mechanism significantly improves the device quick response ability to ESD stress. Figure 3 (a) and (b) show the cross-sectional views of CLTdSCR ESD circuit in [6] and its capacitance equivalent circuits in one direction, respectively. And Figure 3 (c) depicts capacitance equivalent circuits of the proposed LFBSCR structure. Instead of connecting the cathode terminal to the P+ region in the right P-well region [5] , the cathode terminal of the new LFBSCR structure is connected to the N+ region in the left P-well region, therefore the total capacitance of LFBSCR is equal to C4 in parallel with C1 which is series connected with C2. On the contrary, the total capacitance in CLTdSCR is dominated by C1, since C2 and C3 were shortened. Owing to the large n-well/p-well junction area, C1 is the largest capacitance in all these capacitors. Therefore the proposed LFBSCR structure has lower capacitance than that of CLTdSCR device. The capacitance value of LFBSCR versus different anode-to-cathode voltages is shown by Figure  4 . Owing to the changed series-parallel relationship of parasitic capacitance located in the electrostatic discharge path, the capacitance of LFBSCR, C ESD~1 00fF, is about two-thirds of CLTdSCR. To gain insights of LFBSCR operations, a mixed-mode ESD simulation and a 2-D TLP-like numerical simulation according to the methods used in [7] and [8] , respectively, was conducted to verify and optimize the proposed design. Figure 5 shows the simulated I-V curves for the LFBSCR, and it can deliver an ultra-low V t1 ∼ 4.06 V which matches the subsequent testing well. It suggests that the new LFBSCR ESD circuit can be used for sub-3.3-V low-voltage and RF ICs. It is worth mentioning the proposed LFBSCR is a quasi-symmetrical bidirectional structure, so there is a subtle difference in V t1 between PS-and NS-mode ESD stresses.
Discussions and Experiments
The effective response time is another critical parameter for RFICs ESD protection applications. A very fast TLP (VF-TLP) test with pulse duration time∼10 ns test was conducted for the new LFBSCR device to test its fast response ability to ESD stress. Figure 6 depicts V t1 -t r curve of the LFBSCR at the different rising-time of VF-TLP stress. It clearly indicates that new LFBSCR structure can be triggered effectively by as fast as pulses of t r ∼ 100 ps. Figure 6 . V t1 -t r curve of the LFBSCR. Table 1 summarizes the characteristics of the LFBSCR device, as well as the aforementioned reference devices. Among the three devices, the LFBSCR poses lower capacitor and lower leakage current than that of CLTdSCR, whereas similar response time and ESD protection level are achieved. So the LFBSCR is the best choice for RFICs on-chip ESD protection due to its comprehensive excellence in critical ESD protection parameters. 
Conclusions
For competitive ESD protection solution in RFICs applications, a novel low-capacitance and fast-response-time bidirectional silicon controlled rectifier (LFBSCR) on the basis of [5] and [6] has been proposed and characterized experimentally. It was fabricated in a 0.18-μm CMOS technology and a beyond 7.3-kV HBM ESD protection level was gotten. The new device has much lower parasitic capacitance, shorter response time and else better overall performances than other analogous SCR structure reported in the related literatures, and so it is more compatible for RFICs ESD protection applications. It is worth mentioning that all-around excellence in critical ESD protection parameters of the LFBSCR are obtained at the cost of slightly increased silicon area consumption.
